11) EP 0 967 636 A3

(12)

### **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 19.07.2000 Bulletin 2000/29

(51) Int Cl.7: H01L 21/762

(43) Date of publication A2: 29.12.1999 Bulletin 1999/52

(21) Application number: 99304717.4

(22) Date of filing: 16.06.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK ROSI

(30) Priority: 16.06.1998 US 98203

(71) Applicants:

- SIEMENS AKTIENGESELLSCHAFT 80333 München (DE)
- International Business Machines Corporation Armonk, N.Y. 10504 (US)
- KABUSHIKI KAISHA TOSHIBA
   Kawasaki-shi, Kanagawa-ken 210-8520 (JP)


(72) Inventors:

- Rengarajan, Rajesh Hopewell Junction NY 12533 (US)
- Srinivasan, Radhika Mahwah, NJ 07437 (US)
- Inoue, Hirofumi Fishkill, NY 12524-1815 (US)
- Beintner, Jochen Wappingers Falls, NY 12590 (US)
- (74) Representative: Litchfield, Laura Marie et al Haseltine Lake & Co. Imperial House 15-19 Kingsway London WC2B 6UD (GB)

## (54) Electrically isolated semiconductor devices

(57) A method for forming a electrically isolated semiconductor devices in a silicon body. A trench is formed in a selected region of the body. A barrier material is deposited over sidewalls of the trench. Portions of the barrier material are removed from a first sidewall portion of the trench to expose such first sidewall portion of the trench while leaving portions of such barrier material on a second sidewall portion of the trench to form a barrier layer thereon. A dielectric material is deposited in the trench, a portion of dielectric material being de-

posited on the exposed first sidewall portion of the trench and another portion of such deposited dielectric material being deposited on the barrier material. The dielectric material is annealed in an oxidizing environment to densify such deposited dielectric material, the barrier tayer inhibiting oxidation of the said second sidewall portion of the trench. A plurality of the semiconductor devices is formed in the silicon body with such devices being electrically isolated by the dielectric material in the trench.



FP 0 967 636 A3



# **EUROPEAN SEARCH REPORT**

Application Number EP 99 30 4717

Свае	Citation of document with of relevant pa	indication, where appropriate, assages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cla)
Y	US 5 182 227 A (MA 26 January 1993 (1 * column 6, line 4 * figures 21-24 * * claims 1-4 *	TSUKAWA TAKAYUKI) .993-01-26) !B - column 8, line 46 *	1-15	H01L21/762
Y	INC) 14 August 199 * figure 6 * * column 2. line 4	VANCED MICRO DEVICES 1 (1991-08-14) 9 - column 3, line 18 * 0 - column 6, line 4 *	1-15	
	29 October 1985 (1 * column 4, line 1	TH GEORGE R ET AL) 985-10-29) - line 49 * 7 - column 7, line 2 *	1-15	
	16 January 1990 (1 * figures 6D-6G * * figure 7 * * column 3, line 5 * column 5, line 3	HII TATSUYA ET AL) 990-01-16)  - column 4, line 2 * 3 - column 6, line 42 * 3 - column 8, line 9 *	1-3,6,7, 9,10,13	TECHNICAL FIELDS SEARCHED (Int.Ci.s) HOIL
	CO) 28 May 1997 (19 * figures 3A-3E * * figures 8D-8F *	KYO SHIBAURA ELECTRIC 997-05-28) 18 - column 17, line 34	1-15	
	The present search report has	been drawn up for all claims	1 1	
	Place of search	Date of completion of the search	<del></del>	Exeminer
_ 1	THE HAGUE	19 May 2000	Gior	dani, S
X : pertic. Y : pertic. docum A : techno	FEGORY OF CITED DOCUMENTS ularly relevant if taken alone ularly relevant it combined with anoi tent of the same category obcload background written disclosure	E : earlier patent do	e underlying the in- ournant, but publish te in the application or other reasons	vention hed on, or

2

### ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 4717

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

19-05-2000

US 4549927 A 29-10-1985 DE 3586554 A 01-10 US 4549927 A 29-10-1985 DE 3586554 T 08-04 EP 0166983 A 08-01 JP 6026084 B 24-09 JP 6020108 B 26-05 JP 6020108 B 16-03 JP 6020108 B 16-03 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 28-05-1997 JP 9205140 A 05-08	Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 4549927 A 29-10-1985 DE 3586554 A 01-10 US 4549927 A 29-10-1985 DE 3586554 T 08-04 EP 0166983 A 08-01 JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 28-05-1997 JP 9205140 A 05-08	US 5182227 A		26-01-1993	JP 2114544 C		06-12-1996
US 4549927 A 29-10-1985 DE 3586554 A 01-10 US 4549927 A 29-10-1985 DE 3586554 T 08-04 EP 0166983 A 08-01 JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 28-05-1997 JP 9205140 A 05-08						21-03-199
US 4549927 A 29-10-1985 DE 3586554 A 01-10 DE 3586554 T 08-04 DP 602024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 6323458 A 29-00  EP 0776036 A 28-05-1997 JP 9205140 A 05-08						04-11-198
US 4549927 A 29-10-1985 DE 3586554 A 01-10 DE 3586554 T 08-04 DP 61018147 A 27-01 US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 620108 B 16-03 JP 63234554 A 29-09 DE 3809553 A 13-10 US 4985368 A 28-05-1997 JP 9205140 A 05-08						25-04-199
US 4549927 A 29-10-1985 DE 3586554 A 01-10 DE 3586554 T 08-04 DP 0166983 A 08-01 DP 1694853 C 17-09 DP 3062024 B 24-09 DP 61018147 A 27-01  US 4894695 A 16-01-1990 DP 1893706 C 26-12 DP 63234554 A 29-09 DP 3809653 A 13-10 DE 3809653 A 13-10 DE 3809653 A 13-10 DE 3809653 A 13-01 DE 0776036 A 28-05-1997 DP 9205140 A 05-08						16-08-199
KR 9107373 B 25-09 US 6028346 A 22-02  EP 0441482 A 14-08-1991 US 5116778 A 26-05 JP 4213870 A 04-08  US 4549927 A 29-10-1985 DE 3586554 A 01-10 DE 3586554 T 08-04 EP 0166983 A 08-01 JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08						19-11-198
US 6028346 A 22-02  EP 0441482 A 14-08-1991 US 5116778 A 26-05						25-09-199
US 4549927 A 29-10-1985 DE 3586554 A 01-10 DE 3586554 T 08-04 EP 0166983 A 08-01 JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08						22-02-200
US 4549927 A 29-10-1985 DE 3586554 A 01-10 DE 3586554 T 08-04 EP 0166983 A 08-01 JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08	EP 0441482	A	14-08-1991	US	5116778 A	26-05-199
DE 3586554 T 08-04 EP 0166983 A 08-01 JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08				JP	4213870 A	04-08-199
EP 0166983 A 08-01  JP 1694853 C 17-09  JP 3062024 B 24-09  JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12  JP 6020108 B 16-03  JP 63234554 A 29-09  DE 3809653 A 13-10  US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08	US 4549927	A	29-10-1985			01-10-199
JP 1694853 C 17-09 JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08						08-04-199
JP 3062024 B 24-09 JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12 JP 6020108 B 16-03 JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01  EP 0776036 A 28-05-1997 JP 9205140 A 05-08				EP	0166983 A	08-01-198
JP 61018147 A 27-01  US 4894695 A 16-01-1990 JP 1893706 C 26-12				JP	1694853 C	17 <b>-</b> 09 <b>-</b> 199
US 4894695 A 16-01-1990 JP 1893706 C 26-12						24-09-199
JP 6020108 B 16-03				JP	61018147 A	27-01-198
JP 63234554 A 29-09 DE 3809653 A 13-10 US 4985368 A 15-01 EP 0776036 A 28-05-1997 JP 9205140 A 05-08	US 4894695	A	16-01-1990			26-12-199
DE 3809653 A 13-10 US 4985368 A 15-01 EP 0776036 A 28-05-1997 JP 9205140 A 05-08						16-03-199
US 4985368 A 15-01 EP 0776036 A 28-05-1997 JP 9205140 A 05-08		•				29-09-198
EP 0776036 A 28-05-1997 JP 9205140 A 05-08						13-10-198
				US 	4985368 A	15-01-199
US 5994/56 A 3U-11	EP 0776036	A	28-05-1997			05-08-199
					5994/56 A	30-11-199

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

10

25

wall portions of the trench.

[0013] For a better understanding of the present invention, and to show how it may be brought into effect. reference will now be made, by way of example, to the accompanying drawings, in which:

3

FIGS. 1A-11 are diagrammatical cross sectional sketches of electrically isolated MOSFETs at various stages in the fabrication thereof in accordance with the invention;

FIG. 2 is a plan view sketch of one of the MOSFETs shown in FIG. 11, the cross sectional view of such MOSFET in FIG. 11 being taken along line 11-11 in FIG. 2: and

FIG. 3 is a cross sectional sketch of the MOSFET shown in FIG. 2, such cross section being taken along line 3-3 in FIG. 2.

[0014] Referring now to FIG. 1A, a semiconductor body or substrate 10, here p-type conductivity silicon, is shown. A layer 12 of silicon dioxide is thermally grown over the upper surface of the substrate 10, here to a thickness in the range of 50A. Next, a layer 14 of silicon nitride is deposited, here by chemical vapor deposition (CVD) to a thickness of here in the range of 2500A on the silicon dioxide layer 14, as shown.

[0015] Referring now to FIG. 1B, a photoresist layer 16 of photoresist is deposited on the layer 14 of silicon nitride and photolithographically patterned, as shown, to have windows 18 formed therein over the regions of the substrate 10 where trenches for the STI are to be formed. Thus, the photoresist layer 16 is patterned to provide an etch mask, as shown in FIG. 1B. The structure is then exposed to an etch, here a dry etch, to first remove the portions of the silicon nitride layer 14 exposed by the windows 18. The photoresist layer 16 is stripped. Next, using the patterned silicon nitride layer 14 as an etch mask, the exposed, underlying portions of the silicon dioxide layer 12 are removed by here a dry etch thereby exposing underlying portions of the surface of the silicon substrate 10. Next, the exposed portions of the silicon are etched, here using a dry etch, to form trenches 20 is the silicon substrate 10 surface as shown in FIG. 1C.

[0016] Referring now to FIG. 1D, a thin layer 24, here 100A thick, of silicon dioxide is thermally grown over the walls 22 (FIG. 1C) of the trenches 20. Next, a barrier material, here a liner, or layer 26 of silicon nitride is deposited over the structure. Here, the silicon nitride layer 26 is deposited by chemical vapor deposition to a thickness in the range of 60A.

[0017] Referring now to FIG. 1E, a photoresist layer 28 is deposited over the surface of the structure and photolithographically patterned, as shown to provide a mask. It is noted that the mask provided by the photoresist layer 28 exposes the regions in the p-type conductivity substrate 10 where n-type conductivity wells 30 are to be formed. It is also noted that the mask provided by

the photoresist layer 28 is disposed over sidewall portions 32 of the trenches 20 while such mask has apertures to expose different, sidewall portions 34 of the trench 20. More particularly, the patterned photoresist layer 28 expose the sidewall portions 34 which are disposed about the periphery of the n-type conductivity wells 30, for reasons to become apparent. Suffice it to say here, however, the n-type conductivity wells 30 will have formed therein p-channel MOSFET devices while the regions 36 in the p-type conductive substrate 10 electrically isolated by the trenches 20 will have formed therein n-channel MOSFET devices.

[0018] After patterning the photoresist layer 28 as shown in FIG. 1E, a etch, here a dry etch, is brought into contact with the structure to remove portions of the silicon nitride layer 26 exposed by the apertures in the photoresist layer 28, as shown in FIG. 1E. It is noted that the etch removes the portions of the silicon nitride layer 26 disposed on the trench 20 sidewall portions 34 while the portions of the silicon nitride layer 26 disposed on the trench 20 sidewall portions 32 remain. It is also noted that portions of the silicon nitride layer 26 on the bottom of the trenches 20 exposed by the patterned photoresist layer 28 are also removed while portions of the silicon nitrido layer 26 on the bottom of the trenches 20 covered by the patterned photoresist layer 28 also remain.

[0019] Next, a suitable n-type conductivity dopant, here phosphorus, is ion implanted or diffused into the portions of the silicon exposed by the patterned photoresist layer 28 to thereby provide the n-type conductivity wells 30, as shown in FIG. 1E.

[0020] Next, referring also to FIG. 1F, the photoresist layer 28 is stripped away. Next, a silicon dioxide dielectric material 38, here TEOS is deposited over the surface of the structure, portions of such TEOS being deposited in the trenches 20, as shown in FIG. 1F, portion of the material 38, not shown, extending over the silicon nitride layer 14. The structure undergoes a wet anneal during densification of the TEOS material 38. The silicon nitride layer 26 is used to prevent oxygen produced during the wet anneal from entering the portions of the silicon substrate 10 where the n-channel MOSFET devices are to be formed, i.e., the regions 36. That is, the silicon nitride layer 26 prevents oxidation of the silicon trench sidewalls; otherwise, such oxidation would tend to create unwanted stresses and crystal dislocations in the silicon substrate 10. That is, the dielectric material 38 is annealed in an oxidizing environment to densify such deposited dielectric material 38 while the barrier silicon nitride layer 26 inhibits oxidation of the sidewall portions 32 of the trenches 20. It is noted, however, that the sidewall portions 34 disposed about the periphery n-type conductivity wells 30 (i.e., the regions where the p-channel MOSFETs will be formed) do not have the silicon nitride layer 26 thereby eliminating a source of electrons which interfere with the p-channel MOSFETs. The upper portions, not shown, of the TEOS material 38 are removed here by chemical mechanical polishing (CMP)

to form the structure shown in FIG. 1F.

[0021] Next, the surface of the structure is masked by a photoresist mask, not shown, having windows therein to expose the N-well regions 30 and a p-type conductivity dopant ions, here boron, are implanted through the exposed portions of the silicon nitride layer 14 and silicon dioxide layer 12 to form, after an ion activation anneal, p-type conductivity buried channel regions 42 in the n-type conductivity wells 30, as shown in FIG. 1F. [0022] Next, the silicon nitride layer 14 and the silicon dioxide layer 12 are removed, here by a wet etch, thereby exposing the surface portions of the silicon substrate 10. Next, referring to FIG. 1G, a layer 40 of silicon dioxide is thermally grown into the exposed surface portions of the silicon substrate 10, as shown. Next, a layer 44 of n+type conductivity doped polycrystalline silicon is deposited over the silicon dioxide layer 44, as shown in FIG. 1H. Next, an electrically conductive layer 46, here aluminum, is deposited over the polycrystalline silicon layer 44, as shown in FIG. 11. The silicon dioxide layer 40, doped polycrystalline silicon layer 44, and electrically conductive layer 46 are patterned into a gate electrode 50 for the MOSFET devices, as shown in FIGS. 2 and 3 for p-channel MOSFET device 54. Thus, the pchannol MOSFET device 54 has source and drain regions 60, 62. Further, the device 54 is electrically isolated by the dielectric material 38 disposed about the periphery of such device 54. It is also noted that the sidewall portions 34 are not covered with the silicon nitride layer 36. It is noted that, and referring to FIG. 11, a n-MOSFET device 60 is provided in regions 60 and that such regions are electrically isolated from the regions 30 by trenches having silicon nitride layers 26. Other embodiments are within the spirit and scope of the appended claims.

#### Claims

- A method for forming electrically isolated semiconductor devices in a silicon body, comprising:
  - forming a trench in a selected region of the body;
  - depositing a barrier material over sidewalls of the trench;
  - removing portions of the barrier material from a first sidewall portion of the trench to expose such first sidewall portion of the trench while leaving portions of such barrier material on a second sidewall portion of the trench to form a barrier layer thereon;
  - depositing a dielectric material in the trench, a portion of dielectric material being deposited on the exposed first sidewall portion of the trench and another portion of such deposited dielectric material being deposited on the barrier material;

annealing the dielectric material in an oxidizing environment to densify such deposited dielectric material, the barrier layer inhibiting oxidation of the said second sidewall portion of the trench; and

forming a plurality of the semiconductor devices in the silicon body with such devices being electrically isolated by the dielectric material in the trench.

- The method recited in claim 1 wherein the forming step comprises forming one of the devices as a buried channel device.
- 5 3. The method recited in claim 1 or 2 wherein the step of forming the barrier material comprises forming a barrier material of silicon nitride.
- 4. The method recited in any preceding claim wherein one of the step of forming the active devices comprises forming the one of the active devices as a pchannel MOSFET and forming another one of the active devices is a n-channel MOSFET.
- 25 5. The method recited in any preceding claim wherein the forming step comprises forming one of the pchannel device as a buried channel device adjacent to the first sidewall portion of the trench.
- 30 6. The method recited in any preceding claim wherein the forming step comprises the step of depositing a layer of doped polycrystalline silicon over surface portions of the silicon body and patterning such doped polycrystalline silicon body into gate electrodes for the active devices.
  - 7. The method recited in any preceding claim wherein the step of forming the active devices comprises forming one of the active devices as a buried channel device adjacent to the first sidewall portion of the trench.
- The method recited in any preceding claim wherein the step of forming the buried channel MOSFET comprises forming such MOSFET as the p-MOS-FET device.
  - 9. A semiconductor structure, comprising:
    - a silicon body;
    - a trench disposed in the silicon body, such trench having sidewall portions;
    - a barrier material disposed on a second one of the sidewall portions to provide a barrier material lined sidewall portion of the trench, a first one of the sidewalls being un-coated with the barrier material:
    - a dielectric material disposed in the trench, one

50

15

25

30

35


40


45

50

portion of the dielectric material being in contact with the barrier material coated second one of the sidewall portions and another portion of the dielectric material being in contact with the first one of the sidewall portions of the trench: a pair of active devices formed in the silicon body, such devices being electrically isolated by the dielectric material in the trench.

- The structure recited in claim 9 wherein the barrier naterial is silicon nitride.
- The structure recited in claim 9 or 10 wherein one of active devices is a p-MOSFET and another one of the active devices is a n-MOSFET.
- The structure recited in claim 11 wherein one of the devices is a buried channel device.
- 13. The structure recited in one of claims 9-12 wherein the a layer of doped polycrystalline silicon is disposed over surface portions of the silicon body separated by the dielectric material to provide gate electrodes for the active devices.
- 14. The structure recited in one of claims 9-13 wherein the one of the active devices the buried channel device is disposed adjacent to the first one of the sidewall portions of the trench.
- The structure recited in one of claims 1-14 wherein the buried channel device is the p-MOSFET.








FIG. 2




FIG. 3

